Skip to main navigation Skip to search Skip to main content

A failure detector for HPC platforms

  • George Bosilca
  • , Aurelien Bouteiller
  • , Amina Guermouche
  • , Thomas Herault
  • , Yves Robert*
  • , Pierre Sens
  • , Jack Dongarra
  • *Corresponding author for this work
  • University of Tennessee
  • Telecom SudParis
  • Ecole Normale Superieure de Lyon
  • Institut de la Vision
  • Oak Ridge National Laboratory

Research output: Contribution to journalArticlepeer-review

Abstract

Building an infrastructure for exascale applications requires, in addition to many other key components, a stable and efficient failure detector. This article describes the design and evaluation of a robust failure detector that can maintain and distribute the correct list of alive resources within proven and scalable bounds. The detection and distribution of the fault information follow different overlay topologies that together guarantee minimal disturbance to the applications. A virtual observation ring minimizes the overhead by allowing each node to be observed by another single node, providing an unobtrusive behavior. The propagation stage uses a nonuniform variant of a reliable broadcast over a circulant graph overlay network and guarantees a logarithmic fault propagation. Extensive simulations, together with experiments on the Titan Oak Ridge National Laboratory supercomputer, show that the algorithm performs extremely well and exhibits all the desired properties of an exascale-ready algorithm.

Original languageEnglish
Pages (from-to)139-158
Number of pages20
JournalInternational Journal of High Performance Computing Applications
Volume32
Issue number1
Early online date2 Jul 2017
DOIs
Publication statusPublished - 1 Jan 2018

Keywords

  • failure detection
  • fault tolerance
  • MPI

Fingerprint

Dive into the research topics of 'A failure detector for HPC platforms'. Together they form a unique fingerprint.

Cite this